



# Preklopna vezja Laboratorijske vaje

Gorazd Pucihar  
gorazd.pucihar@fe.uni-lj.si





## Povzetek vsebine

- Uvodna vaja:
  - ❑ Integrirana vezja, katalogi, osnovna logična vrata, protoboard
- Vaja 1:
  - ❑ Realizacija vezij z logičnimi vrati (alarm, kombinacijsko vezje z NAND ali NOR)
- Vaja 2:
  - ❑ Simulacija delovanja kombinacijskih vezij (PSPICE)
- Vaja 3:
  - ❑ Sekvenčno vezje (števec). Realizacija z logičnimi vrati in z EPROM
- Vaja 4:
  - ❑ Sekvenčno vezje (smerniki pri avtomobilu). Realizacija s programirljivo makrostrukturo FPGA




## Integrirano vezje (čip, IC)

Prvo integrirano vezje, 1958  
(Jack Kilby)






## Integrirano vezje (primer 74HC02 – NOR vrata)



Štiri dvovhodna NOR vrata



Dvovhodna  
NOR vrata



# Tehnični podatki za IC (data sheet)

Philips Semiconductors Product specification

---

**Quad 2-input NOR gate** **74HC/HCT02**

---

Štiri dvovhodna  
vrata NOR (NEALI)

7402  
vrata NOR

HC, HCT  
hitri CMOS

## FEATURES

- Output capability: standard
- I<sub>CC</sub> category: SSI

## GENERAL DESCRIPTION

The 74HC/HCT02 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT02 provide the 2-input NOR function.

## QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	7	9	ns
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	22	24	pF

zakasnitveni čas  
(HC = 7 ns)

## Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

∑ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V



Quad 2-input NOR gate

74HC/HCT02

Opis  
priključkov

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13	1Y to 4Y	data outputs
2, 5, 8, 11	1A to 4A	data inputs
3, 6, 9, 12	1B to 4B	data inputs
7	GND	ground (0 V)
14	V <sub>CC</sub>	positive supply voltage





Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.

Shema




Fig.4 Functional diagram.




Fig.5 Logic diagram (one gate).

FUNCTION TABLE

INPUTS		OUTPUT
nA	nB	nY
L	L	H
L	H	L
H	L	L
H	H	L

Notes

1. H = HIGH voltage level  
L = LOW voltage level

vhodi		izhod
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Pravilnostna  
tabela



Philips Semiconductors

Product specification

Quad 2-input NOR gate

74HC/HCT02

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard  
I<sub>CC</sub> category: SSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS	
		74HC							V <sub>CC</sub> (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125			
		min.	typ.	max.	min.	max.	min.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB to nY	25 9 7	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig.8
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.8

Philips Semiconductors

Product specification

Quad 2-input NOR gate

74HC/HCT02

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard  
I<sub>CC</sub> category: SSI

Notes to HCT types

The value of additional quiescent supply current (ΔI<sub>CC</sub>) for a unit load of 1 is given in the family specifications. To determine ΔI<sub>CC</sub> per input, multiply this value by the unit load coefficient shown in the table below.


INPUT	UNIT LOAD COEFFICIENT
nA, nB	1.50


AC CHARACTERISTICS FOR 74HCT

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS		
		74HCT							V <sub>CC</sub> (V)	WAVEFORMS	
		+25			-40 to+85		-40 to+125				
		min.	typ.	max.	min.	max.	min.				max.
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB to nY		11	19		24		29	ns	4.5	Fig.8
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.8

AC WAVEFORMS






Stikalo  
za vklop

protoboard





Izbira napajanja: +5 V ali  $\pm 12$  V




masa  
(0 V)

+ napajanje  
(+5 V ali +12 V)

- napajanje  
(-12 V)




Vhodi ("pogoj")






Izhodi-LED ("indikator")






## Protoboard – postavitve elementov






## Protoboard – postavitve elementov












## Naloga: Kakšno funkcijo opravlja integrirano vezje?





## Osnovna logična vrata



## Pravilnostna tabela

X1	X2	IN	ALI	NEIN	NEALI	IZKL.ALI	EKV
0	0	0	0	1	1	0	1
0	1	0	1	1	0	1	0
1	0	0	1	1	0	1	0
1	1	1	1	0	0	0	1



## Nekaj nasvetov

- Napajanje IC je 5 V
- Vsi vhodi morajo biti določeni (5 V ali masa)
- Neuporabljene izhode IC ne povezuje nikamor
- IC s protoboarda odstranite s pinceto
- Pred in po vsaki vaji preverite delovanje IC
- **Logična 1 = 5 V**
- **Logična 0 = 0 V**
- VDD = VCC = napajanje (5 V)
- VSS = GND = masa (0 V)
- Za uvodno vajo ni potrebno izdelati poročila
- Na vsako vajo prinesete pripravo na vajo