


68HC11 PROGRAMMER'S MODEL



Accumulators (A, B, and D)

Accumulators A and B are general-purpose 8-bit accumulators used to hold operands and results of arithmetic calculations or data manipulations. Some instructions treat the combination of these two 8-bit accumulators as a 16-bit double accumulator (accumulator D).

Index Registers (X and Y)

The 16-bit index registers X and Y are used for indexed addressing mode. In most cases, instructions involving index register Y take one extra byte of object code and one extra cycle of execution time compared to the equivalent instruction using index register X.

Stack Pointer (SP)

The M68HC11 CPU automatically supports a program stack with this 16-bit register. This stack may be located anywhere in the 64-Kbyte address space and may be any size up to the amount of memory available in the system.

Program Counter (PC)

The program counter is a 16-bit register that holds the address of the next instruction to be executed.

Condition Code Register (CCR)

The H bit indicates a carry from bit 3 during an addition operation.

The N bit reflects the state of the most significant bit (MSB) of a result.

The Z bit is set when all bits of the result are 0s

The V bit is used to indicate if a twos-complement overflow has occurred as a result of the operation.

The C bit is normally used to indicate if a carry from an addition or a borrow has occurred as a result of a subtraction. The C bit also acts as an error flag for multiply and divide operations. Shift and rotate instructions operate with and through the carry bit to facilitate multiple-word shift operations.

The STOP disable (S) bit is used to allow or disallow the STOP instruction.

The interrupt request (IRQ) mask (I bit) is a global mask that disables all maskable interrupt sources.

The XIRQ mask (X bit) is used to disable interrupts from the XIRQ pin.

Table 3-2 Instruction Set (Sheet 1 of 6)

Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes							
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C
ABA	Add Accumulators	$A + B \Rightarrow A$	INH	1B	—	2	—	—	Δ	—	Δ	Δ	Δ	Δ
ABX	Add B to X	$IX + (00 : B) \Rightarrow IX$	INH	3A	—	3	—	—	—	—	—	—	—	—
ABY	Add B to Y	$IY + (00 : B) \Rightarrow IY$	INH	18	3A	—	4	—	—	—	—	—	—	—
ADCA (opr)	Add with Carry to A	$A + M + C \Rightarrow A$	A A A A A	IMM DIR EXT IND,X IND,Y	89 99 B9 A9 A9	ii dd hh II ff ff	2	—	—	Δ	—	Δ	Δ	Δ
ADCB (opr)	Add with Carry to B	$B + M + C \Rightarrow B$	B B B B B	IMM DIR EXT IND,X IND,Y	C9 D9 F9 E9 E9	ii dd hh II ff ff	2	—	—	Δ	—	Δ	Δ	Δ
ADDA (opr)	Add Memory to A	$A + M \Rightarrow A$	A A A A A	IMM DIR EXT IND,X IND,Y	8B 9B BB AB AB	ii dd hh II ff ff	2	—	—	Δ	—	Δ	Δ	Δ
ADDB (opr)	Add Memory to B	$B + M \Rightarrow B$	B B B B B	IMM DIR EXT IND,X IND,Y	CB DB FB EB EB	ii dd hh II ff ff	2	—	—	Δ	—	Δ	Δ	Δ
ADDD (opr)	Add 16-Bit to D	$D + (M : M + 1) \Rightarrow D$	IMM DIR EXT IND,X IND,Y	C3 D3 F3 E3 E3	jj dd hh II ff ff	4 5 6 6 7	—	—	—	—	—	Δ	Δ	Δ
ANDA (opr)	AND A with Memory	$A \bullet M \Rightarrow A$	A A A A A	IMM DIR EXT IND,X IND,Y	84 94 B4 A4 A4	ii dd hh II ff ff	2	—	—	—	—	Δ	Δ	0
ANDB (opr)	AND B with Memory	$B \bullet M \Rightarrow B$	B B B B B	IMM DIR EXT IND,X IND,Y	C4 D4 F4 E4 E4	ii dd hh II ff ff	2	—	—	—	—	Δ	Δ	0
ASL (opr)	Arithmetic Shift Left		EXT IND,X IND,Y	78 68 68	hh II ff ff	6 6 7	—	—	—	—	—	Δ	Δ	Δ
ASLA	Arithmetic Shift Left A		A	INH	48	—	2	—	—	—	—	Δ	Δ	Δ
ASLB	Arithmetic Shift Left B		B	INH	58	—	2	—	—	—	—	Δ	Δ	Δ
ASLD	Arithmetic Shift Left D		INH	05	—	3	—	—	—	—	—	Δ	Δ	Δ
ASR	Arithmetic Shift Right		EXT IND,X IND,Y	77 67 67	hh II ff ff	6 6 7	—	—	—	—	—	Δ	Δ	Δ
ASRA	Arithmetic Shift Right A		A	INH	47	—	2	—	—	—	—	Δ	Δ	Δ
ASRB	Arithmetic Shift Right B		B	INH	57	—	2	—	—	—	—	Δ	Δ	Δ
BCC (rel)	Branch if Carry Clear	? C = 0	REL	24	rr	3	—	—	—	—	—	—	—	—
BCLR (opr) (msk)	Clear Bit(s)	$M \bullet (mm) \Rightarrow M$	DIR IND,X IND,Y	15 1D 1D	dd mm ff mm ff mm	6 7 8	—	—	—	—	—	Δ	Δ	0
BCS (rel)	Branch if Carry Set	? C = 1	REL	25	rr	3	—	—	—	—	—	—	—	—
BEQ (rel)	Branch if = Zero	? Z = 1	REL	27	rr	3	—	—	—	—	—	—	—	—
BGE (rel)	Branch if Δ Zero	? N ⊕ V = 0	REL	2C	rr	3	—	—	—	—	—	—	—	—

Table 3-2 Instruction Set (Sheet 2 of 6)

Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes								
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C	
BGT (rel)	Branch if > Zero	? Z + (N ⊕ V) = 0	REL	2E	rr	3	—	—	—	—	—	—	—	—	
BHI (rel)	Branch if Higher	? C + Z = 0	REL	22	rr	3	—	—	—	—	—	—	—	—	
BHS (rel)	Branch if Higher or Same	? C = 0	REL	24	rr	3	—	—	—	—	—	—	—	—	
BITA (opr)	Bit(s) Test A with Memory	A • M	A A A A A	IMM DIR EXT IND,X IND,Y	i dd hh II ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	0	—	
BITB (opr)	Bit(s) Test B with Memory	B • M	B B B B B	IMM DIR EXT IND,X IND,Y	C5 D5 F5 E5 E5	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	0	—
BLE (rel)	Branch if Δ Zero	? Z + (N ⊕ V) = 1	REL	2F	rr	3	—	—	—	—	—	—	—	—	—
BLO (rel)	Branch if Lower	? C = 1	REL	25	rr	3	—	—	—	—	—	—	—	—	—
BLS (rel)	Branch if Lower or Same	? C + Z = 1	REL	23	rr	3	—	—	—	—	—	—	—	—	—
BLT (rel)	Branch if < Zero	? N ⊕ V = 1	REL	2D	rr	3	—	—	—	—	—	—	—	—	—
BMI (rel)	Branch if Minus	? N = 1	REL	2B	rr	3	—	—	—	—	—	—	—	—	—
BNE (rel)	Branch if not = Zero	? Z = 0	REL	26	rr	3	—	—	—	—	—	—	—	—	—
BPL (rel)	Branch if Plus	? N = 0	REL	2A	rr	3	—	—	—	—	—	—	—	—	—
BRA (rel)	Branch Always	? 1 = 1	REL	20	rr	3	—	—	—	—	—	—	—	—	—
BRCLR(opr) (msk) (rel)	Branch if Bit(s) Clear	? M • mm = 0		DIR IND,X IND,Y	13 1F 1F	dd mm rr ff mm rr ff mm rr	6 7 8	—	—	—	—	—	—	—	—
BRN (rel)	Branch Never	? 1 = 0	REL	21	rr	3	—	—	—	—	—	—	—	—	—
BRSET(opr) (msk) (rel)	Branch if Bit(s) Set	? (M) • mm = 0		DIR IND,X IND,Y	12 1E 1E	dd mm rr ff mm rr ff mm rr	6 7 8	—	—	—	—	—	—	—	—
BSET (opr) (msk)	Set Bit(s)	M + mm ⇒ M		DIR IND,X IND,Y	14 1C 1C	dd mm ff mm ff mm	6 7 8	—	—	—	—	Δ	Δ	0	—
BSR (rel)	Branch to Subroutine	See Figure 3-2	REL	8D	rr	6	—	—	—	—	—	—	—	—	—
BVC (rel)	Branch if Overflow Clear	? V = 0	REL	28	rr	3	—	—	—	—	—	—	—	—	—
BVS (rel)	Branch if Overflow Set	? V = 1	REL	29	rr	3	—	—	—	—	—	—	—	—	—
CBA	Compare A to B	A – B	INH	11	—	2	—	—	—	—	Δ	Δ	Δ	Δ	Δ
CLC	Clear Carry Bit	0 ⇒ C	INH	0C	—	2	—	—	—	—	—	—	—	—	0
CLI	Clear Interrupt Mask	0 ⇒ I	INH	0E	—	2	—	—	—	0	—	—	—	—	—
CLR (opr)	Clear Memory Byte	0 ⇒ M	EXT IND,X IND,Y	7F 6F 6F	hh II ff ff	6 6 7	—	—	—	—	0	1	0	0	0
CLRA	Clear Accumulator A	0 ⇒ A	A	INH	4F	—	2	—	—	—	0	1	0	0	0
CLRB	Clear Accumulator B	0 ⇒ B	B	INH	5F	—	2	—	—	—	0	1	0	0	0
CLV	Clear Overflow Flag	0 ⇒ V	INH	0A	—	2	—	—	—	—	—	—	0	—	—
CMPA (opr)	Compare A to Memory	A – M	A A A A A	IMM DIR EXT IND,X IND,Y	81 91 B1 A1 A1	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	Δ	Δ
CMPB (opr)	Compare B to Memory	B – M	B B B B B	IMM DIR EXT IND,X IND,Y	C1 D1 F1 E1 E1	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	Δ	Δ

Table 3-2 Instruction Set (Sheet 3 of 6)

Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes								
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C	
COM (opr)	Ones Complement Memory Byte	\$FF - M \Rightarrow M	EXT IND,X IND,Y	73 63 18	hh ll ff ff	6 6 7	—	—	—	—	Δ	Δ	0	1	
COMA	Ones Complement A	\$FF - A \Rightarrow A	A	INH	43	—	2	—	—	—	—	Δ	Δ	0	1
COMB	Ones Complement B	\$FF - B \Rightarrow B	B	INH	53	—	2	—	—	—	—	Δ	Δ	0	1
CPD (opr)	Compare D to Memory 16-Bit	D - M : M + 1	IMM DIR EXT IND,X IND,Y	1A 1A 1A 1A CD	83 93 B3 A3 A3	jj kk dd hh ll ff ff	5 6 7 7 7	—	—	—	—	Δ	Δ	Δ	Δ
CPX (opr)	Compare X to Memory 16-Bit	IX - M : M + 1	IMM DIR EXT IND,X IND,Y	8C 9C BC AC AC	jj kk dd hh ll ff ff	4 5 6 6 7	—	—	—	—	Δ	Δ	Δ	Δ	
CPY (opr)	Compare Y to Memory 16-Bit	IY - M : M + 1	IMM DIR EXT IND,X IND,Y	18 18 18 1A 18	8C 9C BC AC AC	jj kk dd hh ll ff ff	5 6 7 7 7	—	—	—	—	Δ	Δ	Δ	Δ
DAA	Decimal Adjust A	Adjust Sum to BCD	INH	19	—	2	—	—	—	—	—	Δ	Δ	Δ	Δ
DEC (opr)	Decrement Memory Byte	M - 1 \Rightarrow M	EXT IND,X IND,Y	7A 6A 6A	hh ll ff ff	6 6 7	—	—	—	—	Δ	Δ	Δ	—	
DECA	Decrement Accumulator A	A - 1 \Rightarrow A	A	INH	4A	—	2	—	—	—	—	Δ	Δ	Δ	—
DECB	Decrement Accumulator B	B - 1 \Rightarrow B	B	INH	5A	—	2	—	—	—	—	Δ	Δ	Δ	—
DES	Decrement Stack Pointer	SP - 1 \Rightarrow SP	INH	34	—	3	—	—	—	—	—	—	—	—	—
DEX	Decrement Index Register X	IX - 1 \Rightarrow IX	INH	09	—	3	—	—	—	—	—	Δ	—	—	—
DEY	Decrement Index Register Y	IY - 1 \Rightarrow IY	INH	18	09	—	4	—	—	—	—	Δ	—	—	—
EORA (opr)	Exclusive OR A with Memory	A \oplus M \Rightarrow A	A A A A A	IMM DIR EXT IND,X IND,Y	88 98 B8 A8 A8	ii dd hh ll ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	0	—
EORB (opr)	Exclusive OR B with Memory	B \oplus M \Rightarrow B	B B B B B	IMM DIR EXT IND,X IND,Y	C8 D8 F8 E8 E8	ii dd hh ll ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	0	—
FDIV	Fractional Divide 16 by 16	D / IX \Rightarrow IX; r \Rightarrow D	INH	03	—	41	—	—	—	—	—	Δ	Δ	Δ	—
IDIV	Integer Divide 16 by 16	D / IX \Rightarrow IX; r \Rightarrow D	INH	02	—	41	—	—	—	—	—	Δ	0	Δ	—
INC (opr)	Increment Memory Byte	M + 1 \Rightarrow M	EXT IND,X IND,Y	7C 6C 6C	hh ll ff ff	6 6 7	—	—	—	—	Δ	Δ	Δ	—	
INCA	Increment Accumulator A	A + 1 \Rightarrow A	A	INH	4C	—	2	—	—	—	—	Δ	Δ	Δ	—
INCB	Increment Accumulator B	B + 1 \Rightarrow B	B	INH	5C	—	2	—	—	—	—	Δ	Δ	Δ	—
INS	Increment Stack Pointer	SP + 1 \Rightarrow SP	INH	31	—	3	—	—	—	—	—	—	—	—	—
INX	Increment Index Register X	IX + 1 \Rightarrow IX	INH	08	—	3	—	—	—	—	—	Δ	—	—	—

Table 3-2 Instruction Set (Sheet 4 of 6)

Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes								
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C	
INY	Increment Index Register Y	$Y + 1 \Rightarrow Y$	INH	18 08	—	4	—	—	—	—	—	Δ	—	—	
JMP (opr)	Jump	See Figure 3-2	EXT IND,X IND,Y	18 7E 6E 6E	hh II ff ff	3 3 4	—	—	—	—	—	—	—	—	
JSR (opr)	Jump to Subroutine	See Figure 3-2	DIR EXT IND,X IND,Y	18 9D BD AD AD	dd hh II ff ff	5 6 6 7	—	—	—	—	—	—	—	—	
LDAA (opr)	Load Accumulator A	$M \Rightarrow A$	A A A A A	18 86 96 B6 A6 A6	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	0	—	
LDAB (opr)	Load Accumulator B	$M \Rightarrow B$	B B B B B	18 C6 D6 F6 E6 E6	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	0	—	
LDD (opr)	Load Double Accumulator D	$M \Rightarrow A, M + 1 \Rightarrow B$	IMM DIR EXT IND,X IND,Y	18 CC DC FC EC EC	jj kk dd hh II ff ff	3 4 5 5 6	—	—	—	—	Δ	Δ	0	—	
LDS (opr)	Load Stack Pointer	$M : M + 1 \Rightarrow SP$	IMM DIR EXT IND,X IND,Y	18 8E 9E BE AE AE	jj kk dd hh II ff ff	3 4 5 5 6	—	—	—	—	Δ	Δ	0	—	
LDX (opr)	Load Index Register X	$M : M + 1 \Rightarrow IX$	IMM DIR EXT IND,X IND,Y	CD CE DE FE EE EE	jj kk dd hh II ff ff	3 4 5 5 6	—	—	—	—	Δ	Δ	0	—	
LDY (opr)	Load Index Register Y	$M : M + 1 \Rightarrow IY$	IMM DIR EXT IND,X IND,Y	18 18 18 1A 18 1A	CE DE FE EE EE	jj kk dd hh II ff ff	4 5 6 6 6	—	—	—	—	Δ	Δ	0	—
LSL (opr)	Logical Shift Left		EXT IND,X IND,Y	18 78 68 68	hh II ff ff	6 6 7	—	—	—	—	Δ	Δ	Δ	Δ	
LSLA	Logical Shift Left A		A INH	48	—	2	—	—	—	—	Δ	Δ	Δ	Δ	
LSLB	Logical Shift Left B		B INH	58	—	2	—	—	—	—	Δ	Δ	Δ	Δ	
LSLD	Logical Shift Left Double		INH	05	—	3	—	—	—	—	Δ	Δ	Δ	Δ	
LSR (opr)	Logical Shift Right		EXT IND,X IND,Y	18 74 64 64	hh II ff ff	6 6 7	—	—	—	—	0	Δ	Δ	Δ	
LSRA	Logical Shift Right A		A INH	44	—	2	—	—	—	—	0	Δ	Δ	Δ	
LSRB	Logical Shift Right B		B INH	54	—	2	—	—	—	—	0	Δ	Δ	Δ	
LSRD	Logical Shift Right Double		INH	04	—	3	—	—	—	—	0	Δ	Δ	Δ	
MUL	Multiply 8 by 8	$A * B \Rightarrow D$	INH	3D	—	10	—	—	—	—	—	—	—	Δ	
NEG (opr)	Two's Complement Memory Byte	$0 - M \Rightarrow M$	EXT IND,X IND,Y	18 70 60 60	hh II ff ff	6 6 7	—	—	—	—	Δ	Δ	Δ	Δ	
NEGA	Two's Complement A	$0 - A \Rightarrow A$	A INH	40	—	2	—	—	—	—	Δ	Δ	Δ	Δ	
NEGB	Two's Complement B	$0 - B \Rightarrow B$	B INH	50	—	2	—	—	—	—	Δ	Δ	Δ	Δ	

Table 3-2 Instruction Set (Sheet 5 of 6)





Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes							
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C
NOP	No operation	No Operation	INH	01	—	2	—	—	—	—	—	—	—	—
ORAA (opr)	OR Accumulator A (Inclusive)	A + M \Rightarrow A	A IMM A DIR A EXT A IND,X A IND,Y	8A 9A BA AA AA	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	—	—	Δ	Δ 0 —
ORAB (opr)	OR Accumulator B (Inclusive)	B + M \Rightarrow B	B IMM B DIR B EXT B IND,X B IND,Y	CA DA FA EA EA	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	—	—	Δ	Δ 0 —
PSHA	Push A onto Stack	A \Rightarrow Stk, SP = SP - 1	A INH	36	—	3	—	—	—	—	—	—	—	—
PSHB	Push B onto Stack	B \Rightarrow Stk, SP = SP - 1	B INH	37	—	3	—	—	—	—	—	—	—	—
PSHX	Push X onto Stack (Lo First)	IX \Rightarrow Stk, SP = SP - 2	INH	3C	—	4	—	—	—	—	—	—	—	—
PSHY	Push Y onto Stack (Lo First)	IY \Rightarrow Stk, SP = SP - 2	INH	18	3C	—	5	—	—	—	—	—	—	—
PULA	Pull A from Stack	SP = SP + 1, A \Leftarrow Stk	A INH	32	—	4	—	—	—	—	—	—	—	—
PULB	Pull B from Stack	SP = SP + 1, B \Leftarrow Stk	B INH	33	—	4	—	—	—	—	—	—	—	—
PULX	Pull X From Stack (Hi First)	SP = SP + 2, IX \Leftarrow Stk	INH	38	—	5	—	—	—	—	—	—	—	—
PULY	Pull Y From Stack (Hi First)	SP = SP + 2, IY \Leftarrow Stk	INH	18	38	—	6	—	—	—	—	—	—	—
ROL (opr)	Rotate Left		EXT IND,X IND,Y	79 69 69	hh II ff ff	6 6 7	—	—	—	—	—	—	Δ	Δ Δ Δ Δ
ROLA	Rotate Left A		A INH	49	—	2	—	—	—	—	—	—	Δ	Δ Δ Δ Δ
ROLB	Rotate Left B		B INH	59	—	2	—	—	—	—	—	—	Δ	Δ Δ Δ Δ
ROR (opr)	Rotate Right		EXT IND,X IND,Y	76 66 66	hh II ff ff	6 6 7	—	—	—	—	—	—	Δ	Δ Δ Δ Δ
RORA	Rotate Right A		A INH	46	—	2	—	—	—	—	—	—	Δ	Δ Δ Δ Δ
RORB	Rotate Right B		B INH	56	—	2	—	—	—	—	—	—	Δ	Δ Δ Δ Δ
RTI	Return from Interrupt	See Figure 3-2	INH	3B	—	12	Δ	↓	Δ	Δ	—	—	Δ	Δ Δ Δ Δ
RTS	Return from Subroutine	See Figure 3-2	INH	39	—	5	—	—	—	—	—	—	—	—
SBA	Subtract B from A	A - B \Rightarrow A	INH	10	—	2	—	—	—	—	—	—	Δ	Δ Δ Δ Δ
SBCA (opr)	Subtract with Carry from A	A - M - C \Rightarrow A	A IMM A DIR A EXT A IND,X A IND,Y	82 92 B2 A2 A2	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	—	—	Δ	Δ Δ Δ Δ
SBCB (opr)	Subtract with Carry from B	B - M - C \Rightarrow B	B IMM B DIR B EXT B IND,X B IND,Y	C2 D2 F2 E2 E2	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	—	—	Δ	Δ Δ Δ Δ
SEC	Set Carry	1 \Rightarrow C	INH	0D	—	2	—	—	—	—	—	—	—	1
SEI	Set Interrupt Mask	1 \Rightarrow I	INH	0F	—	2	—	—	—	1	—	—	—	—
SEV	Set Overflow Flag	1 \Rightarrow V	INH	0B	—	2	—	—	—	—	—	—	—	1 —
STAA (opr)	Store Accumulator A	A \Rightarrow M	A DIR A EXT A IND,X A IND,Y	97 B7 A7 A7	dd hh II ff ff	3 4 4 5	—	—	—	—	—	—	Δ	Δ 0 —

Table 3-2 Instruction Set (Sheet 6 of 6)

Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes								
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C	
STAB (opr)	Store Accumulator B	B \Rightarrow M	B DIR B EXT B IND,X B IND,Y	D7 F7 E7 E7	dd hh II ff ff	3 4 4 5	—	—	—	—	Δ	Δ	0	—	
STD (opr)	Store Accumulator D	A \Rightarrow M, B \Rightarrow M + 1	DIR EXT IND,X IND,Y	DD FD ED ED	dd hh II ff ff	4 5 5 6	—	—	—	—	Δ	Δ	0	—	
STOP	Stop Internal Clocks	—	INH	CF	—	2	—	—	—	—	—	—	—	—	
STS (opr)	Store Stack Pointer	SP \Rightarrow M : M + 1	DIR EXT IND,X IND,Y	9F BF AF AF	dd hh II ff ff	4 5 5 6	—	—	—	—	Δ	Δ	0	—	
STX (opr)	Store Index Register X	IX \Rightarrow M : M + 1	DIR EXT IND,X IND,Y	DF FF EF EF	dd hh II ff ff	4 5 5 6	—	—	—	—	Δ	Δ	0	—	
STY (opr)	Store Index Register Y	IY \Rightarrow M : M + 1	DIR EXT IND,X IND,Y	18 18 1A 18	DF FF EF EF	dd hh II ff ff	5 6 6 6	—	—	—	—	Δ	Δ	0	—
SUBA (opr)	Subtract Memory from A	A - M \Rightarrow A	A IMM A DIR A EXT A IND,X A IND,Y	80 90 B0 A0 A0	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	Δ	Δ	
SUBB (opr)	Subtract Memory from B	B - M \Rightarrow B	A IMM A DIR A EXT A IND,X A IND,Y	C0 D0 F0 E0 E0	ii dd hh II ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	Δ	Δ	
SUBD (opr)	Subtract Memory from D	D - M : M + 1 \Rightarrow D	IMM DIR EXT IND,X IND,Y	83 93 B3 A3 A3	jj dd hh II ff ff	4 5 6 6 7	—	—	—	—	Δ	Δ	Δ	Δ	
SWI	Software Interrupt	See Figure 3-2	INH	3F	—	14	—	—	—	1	—	—	—	—	
TAB	Transfer A to B	A \Rightarrow B	INH	16	—	2	—	—	—	—	Δ	Δ	0	—	
TAP	Transfer A to CC Register	A \Rightarrow CCR	INH	06	—	2	Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ	
TBA	Transfer B to A	B \Rightarrow A	INH	17	—	2	—	—	—	—	Δ	Δ	0	—	
TEST	TEST (Only in Test Modes)	Address Bus Counts	INH	00	—	*	—	—	—	—	—	—	—	—	
TPA	Transfer CC Register to A	CCR \Rightarrow A	INH	07	—	2	—	—	—	—	—	—	—	—	
TST (opr)	Test for Zero or Minus	M - 0	EXT IND,X IND,Y	7D 6D 6D	hh II ff ff	6 6 7	—	—	—	—	Δ	Δ	0	0	
TSTA	Test A for Zero or Minus	A - 0	A INH	4D	—	2	—	—	—	—	Δ	Δ	0	0	
TSTB	Test B for Zero or Minus	B - 0	B INH	5D	—	2	—	—	—	—	Δ	Δ	0	0	
TSX	Transfer Stack Pointer to X	SP + 1 \Rightarrow IX	INH	30	—	3	—	—	—	—	—	—	—	—	
TSY	Transfer Stack Pointer to Y	SP + 1 \Rightarrow IY	INH	18	30	—	4	—	—	—	—	—	—	—	
TXS	Transfer X to Stack Pointer	IX - 1 \Rightarrow SP	INH	35	—	3	—	—	—	—	—	—	—	—	
TYS	Transfer Y to Stack Pointer	IY - 1 \Rightarrow SP	INH	18	35	—	4	—	—	—	—	—	—	—	
WAI	Wait for Interrupt	Stack Regs & WAIT	INH	3E	—	**	—	—	—	—	—	—	—	—	
XGDX	Exchange D with X	IX \Rightarrow D, D \Rightarrow IX	INH	8F	—	3	—	—	—	—	—	—	—	—	
XGDY	Exchange D with Y	IY \Rightarrow D, D \Rightarrow IY	INH	18	8F	—	4	—	—	—	—	—	—	—	

Cycle

* Infinity or until reset occurs

** 12 cycles are used beginning with the opcode fetch. A wait state is entered which remains in effect for an integer number of MPU E-clock cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector (14 + n total).

Operands

dd	= 8-bit direct address (\$0000–\$00FF) (high byte assumed to be \$00)
ff	= 8-bit positive offset \$00 (0) to \$FF (255) (is added to index)
hh	= High-order byte of 16-bit extended address
ii	= One byte of immediate data
jj	= High-order byte of 16-bit immediate data
kk	= Low-order byte of 16-bit immediate data
ll	= Low-order byte of 16-bit extended address
mm	= 8-bit mask (set bits to be affected)
rr	= Signed relative offset \$80 (−128) to \$7F (+127) (offset relative to address following machine code offset byte))

Operators

()	Contents of register shown inside parentheses
←	Is transferred to
↑	Is pulled from stack
↓	Is pushed onto stack
•	Boolean AND
+	Arithmetic addition symbol except where used as inclusive-OR symbol in Boolean formula
⊕	Exclusive-OR
*	Multiply
:	Concatenation
-	Arithmetic subtraction symbol or negation symbol (two's complement)

Condition Codes

—	Bit not changed
0	Bit always cleared
1	Bit always set
Δ	Bit cleared or set, depending on operation
↓	Bit can be cleared, cannot become set